



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/820,898	03/30/2001	Girish P. Ramanathan	219.39304X00	4441

7590

03/25/2004

Schwegman, Lundberg, Woesnner & Kluth P.A.
c/o Anne Richards
1600 TCF Tower
121 S. 8th Street
Minneapolis, MN 55402

EXAMINER

DU, THUAN N

ART UNIT	PAPER NUMBER
----------	--------------

2116

DATE MAILED: 03/25/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/820,898

Applicant(s)

RAMANATHAN ET AL.

Examiner

Thuan N. Du

Art Unit

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 March 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-3, 8, 9 and 13-15 is/are rejected.
- 7) ☒ Claim(s) 4-7 and 10-12 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 July 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

1. Claims 1-15 are presented for examination.

Drawings

2. The drawings are objected to under 37 CFR 1.83(a) because they fail to show the core 10 as described in the specification (p. 11, l. 3). Any structural detail that is essential for a proper understanding of the disclosed invention should be shown in the drawing. MPEP § 608.02(d). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Objections

3. Claim 15 is objected to because of the following informalities:

For consistency, the phrase "the moving of the strobe signal in time" in lines 1-2 should be rewritten as -- the changing relationship between said strobe signal and said data signal in time -- as recited in claim 13, lines 5-6. Appropriate correction is required.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

Art Unit: 2116

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-3, 8, 9 and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddeloh (U.S. Patent No. 6,401,213) in view of Ho (U.S. Patent No. 6,477,659).

6. **Regarding claim 1**, Jeddeloh teaches a method for determining time margins (timing relationship) between strobe and data signals comprising the steps of:

connecting an interface (108) between two chips (102 and 104) [Fig. 1; col. 2, lines 63-64];

providing data and strobe signals from one chip to said interface [Fig. 2; col. 3, lines 3-4, 49-51];

providing a delay in one of said data and strobe signals within said interface [col. 3, lines 62-65]; and

varying said delay [col. 5, lines 21-23].

Jeddeloh does not explicitly show the chip(s) having a core and an I/O device. One of ordinary skill in the art would have readily recognized that the chip 102 would include a core portion in order to generating data and strobe signals (handle the main function of the chip)¹ [col. 3, lines 3-4] and an I/O portion in order to communicate with chip 108 (connecting the core portion to other chip(s))².

Moreover, Jeddeloh does not explicitly teach the delay is varied over a sequence of instructions and determining when errors occur to indicate the maximum time margin available.

Ho teaches a method for measuring the time margin between two signals comprising the steps of:

¹ Defined by applicant at page 2, lines 3-4.

varying a delay over a sequence of instructions (iteratively increasing and/or decreasing the clock skew) [col. 4, lines 8-13; col. 5, lines 26-33, 66-67; col. 6, lines 7-8]; and

determining when errors occur and hence the maximum time margin available [col. 4, lines 21-30; col. 5, line 65 to col. 6, line 12; col. 6, lines 20-21].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Jeddeloh and Ho because they both teach method for determining the timing relationship between two signals. Ho's teaching of varying the delay to determine the upper and lower margins to indicate the maximum time margin available would increase the reliability of Jeddeloh's system by allowing the system accurately measures timing margins to ensure the system will operate properly in different configurations and environments [Ho, col. 1, lines 53-62].

7. **Regarding claim 2**, Jeddeloh does not explicitly show the system having system clock provided to the circuits within the system. One of ordinary skill in the art would have recognized that a system clock of a computing system is normally used as reference clock to the circuits.

Ho teaches the system including a reference clock (124) provided to the circuit (204) [Fig. 2].

Therefore, it would have been obvious to one of ordinary skill in the art to recognize that Jeddeloh would include a system clock provided to all circuitries, including circuit 108, within the system in order for the circuitries operate properly and synchronously.

8. **Regarding claim 3**, Jeddeloh teaches the method further comprising:

² Defined by applicant at page 2, lines 4-7.

Art Unit: 2116

producing a data sync signal (DAT_SMP 312) from said data signal (DATA 508) and a clock signal (CLK_1 402) [Fig. 5; col. 4, lines 32-50]; and

producing a strobe sync signal (CLK_SMP 310) from said strobe signal (R_STRB 216) and said clock signal (CLK_1 402) [Fig. 5; col. 4, lines 32-50].

9. **Regarding claims 8 and 9**, Jeddeloh and Ho together teach the claimed method steps.

Therefore, Jeddeloh and Ho together teach the apparatus to implement the claimed method steps.

10. **Regarding claim 13**, Jeddeloh teaches a method for determining timing margining (timing relationship) in a high speed source synchronous interface (108) comprising the steps of:

providing a data signal (DATA 204) [Fig. 2; col. 3, lines 3-4, 49-51];

providing a strobe signal (STROBE 202) [Fig. 2; col. 3, lines 3-4, 49-51];

changing the relationship between said strobe signal and said data signal (delaying the strobe signal) so as to determine the setup and hold of data with respect to strobe [col. 3, lines 7-8, 54-60; col. 5, lines 20-23; col. 5, line 60 to col. 6, line 2].

Jeddeloh does not explicitly teach the relationship between said strobe signal and said data signal is changing in time to detect when failure occurs to indicate the maximum time margin.

Ho teaches a method for measuring the time margin between two signals comprising the steps of:

changing a relationship in time between the two signals (varying a delay in time) [col. 4, lines 8-13; col. 5, lines 26-33, 66-67; col. 6, lines 7-8]; and

detecting when a failure occurs so as to determine the maximum time margin [col. 4, lines 21-30; col. 5, line 65 to col. 6, line 12; col. 6, lines 20-21].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Jeddelloh and Ho because they both teach method for determining the timing relationship between two signals. Ho's teaching of changing the relationship in time between two signals (varying the delay) to determine the upper and lower margins to indicate the maximum time margin available would increase the reliability of Jeddelloh's system by allowing the system accurately measures timing margins to ensure the system will operate properly in different configurations and environments [Ho, col. 1, lines 53-62].

11. **Regarding claim 14**, Jeddelloh teaches the high speed source synchronous interface (108) is arranged between two chips (102 and 104) of a chip set [Fig. 1; col. 2, lines 62-64].

12. **Regarding claim 15**, Jeddelloh teaches that the moving of the strobe signal includes changing a delay of the strobe signal [col. 3, lines 7-8, 57-60, 64-65; col. 5, lines 20-23].

Allowable Subject Matter

13. Claims 4-7 and 10-12 are objected to as being dependent upon a rejected base claims, but would be allowable if rewritten in independent form including all of the limitations of the base claims and any intervening claims.

None of the references, either alone or in combination, discloses or renders obvious that both of the data signal and data sync signal are delayed by the same amount and both of the strobe signal and strobe sync signal are delayed by the same amount.

Art Unit: 2116

Also, none of the references, either alone or in combination, discloses or renders obvious that the data sync signal is used as an input clock signal applied to a first flip flop and the strobe sync signal is used as an input clock signal applied to a second flip flop of the interface.

Conclusion

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thuan N. Du whose telephone number is (703) 308-6292. The examiner can normally be reached on Monday-Friday: 9:00 AM - 5:30 PM, EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on (703) 305-9717.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

The fax number for the organization is (703) 872-9306.



Thuan N. Du
March 12, 2004